



Massachusetts Institute of Technology

# Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress

Yufei Wu, Jesús A. del Alamo

Microsystems Technology Laboratories, Massachusetts Institute of Technology

October 04, 2016

**Sponsor: NRO**

**Contract No. DII NRO000-13C0309**

**Collaborator: Jose Jimenez (Qorvo)**

# Outline


1. Motivation
2. Source-side degradation under ON-stress
3. Gate leakage current and its temperature dependence
4. Positive gate stress
5. Conclusions

# Motivation: InAlN as barrier

|  | $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}/\text{GaN}$ | $\text{In}_{0.17}\text{Al}_{0.83}\text{N}/\text{GaN}$ |
|--|---|---|
| $\Delta P_0$ ( $\text{e}\cdot\text{cm}^{-2}$ )       | $6.5 \times 10^{12}$                                | $2.7 \times 10^{13}$                                  |
| $P_{\text{piezo}}$ ( $\text{e}\cdot\text{cm}^{-2}$ ) | $5.3 \times 10^{12}$                                | 0   |
| $P_{\text{total}}$ ( $\text{e}\cdot\text{cm}^{-2}$ ) | $1.2 \times 10^{13}$                                | $2.7 \times 10^{13}$                                  |

[J. Kuzmik, EDL 2001]

- High spontaneous polarization in InAlN  $\rightarrow$  high 2DEG density
- InAlN thickness scaling  $\rightarrow$  gate length scaling  $\rightarrow$  W- and V-band applications



[M. A. Laurent, JAP 2014]

$\text{In}_{0.17}\text{Al}_{0.83}\text{N}$  lattice matched to GaN  
 $\rightarrow$  Potentially better reliability!

# Motivation: InAlN as barrier


## InAlN/GaN HEMTs

- W-band
- E-mode

## Four gate geometries:

- $W_{\text{gg}} = 8 \times 25 \mu\text{m}$
- $W_{\text{gg}} = 8 \times 50 \mu\text{m}$
- $W_{\text{gg}} = 2 \times 25 \mu\text{m}$
- $W_{\text{gg}} = 2 \times 50 \mu\text{m}$

Thermal models available





[Saunier, CSICS 2014]

# High- $V_{DS}$ -high- $I_D$ stress

Stress and characterization conditions:


- $V_{DS, stress} = 25 \text{ V}$ ,  $I_{D, stress} = 400 \text{ mA/mm}$  ( $V_G \sim 1.5 \text{ V}$ ), 5 mins, RT ( $T_j \sim 136 \text{ }^\circ\text{C}$ )
- Characterization: @  $25 \text{ }^\circ\text{C}$  after thermal detrapping



- Permanent degradation:
- Significant  $I_{Dmax}$  degradation
  - $\Delta V_T > 0$
  - Significant  $I_{Doff}$  degradation



# High- $V_D$ -high- $I_D$ stress

After thermal detrapping, gate current degradation:



- Large increase in  $I_G$  after stress
- After stress:  $I_G = I_S \gg I_D$  in forward and reverse bias
- **Source-side damage unexpected!**
- Uncommon but previously observed in AlGaN/GaN HEMTs [J. Joh, IEDM 2010]

# Temperature dependence of $I_G$ and $I_D$



Before stress:

- For moderate  $V_{GS}$ , negative T coefficient  $\rightarrow$  thermionic emission limited current
- $I_S$  behaves similar to  $I_G$


After stress:

- Significantly reduced T dependence for  $I_G$  and  $I_S$
- $I_D$  less affected  $\rightarrow$  degradation on source side




# HRTEM of a virgin device

Virgin device  
drain side



Residual oxide?

Virgin device  
source side




Gate recessed to the AlN interlayer




# HRTEM of stressed device

Stressed device  
drain side



Stressed device  
source side



Disordered region in GaN channel at gate edge on source side

# Hypothesis for Damage

High  $V_{DS, stress}$  + high  $I_{D stress}$   $\rightarrow$  high  $I_{G stress}$  too

$\rightarrow$  high  $I_{GS}$


$\rightarrow$  high  $T_j$

$\rightarrow$  high electric field across AlN barrier on source side

Conditions favor defect formation in AlN barrier on

source side  $\rightarrow I_{GS} \uparrow$



Also, gate sinking  $\rightarrow \Delta V_T > 0$



# Positive $V_G$ step-stress-recovery experiment

Stress and characterization conditions:

- $V_{GS, stress} = 0 - 2.5 \text{ V}$ ,  $V_{DS, stress} = 0 \text{ V}$ , step = 0.1 V, RT ( $T_j \sim 48 \text{ }^\circ\text{C}$ )
- Characterization: @ 25  $^\circ\text{C}$  after thermal detrapping





Permanent degradation:

- Significant  $I_{Dmax}$  degradation
- $\Delta V_T > 0$
- Significant  $I_{Doff}$  degradation

# Time evolution of $I_{Dmax}$ and $I_{Goff}$

Stress conditions:

- $V_{DS, stress} = 0 V$ ,  $V_{GS, stress} = 0.1 - 2.5 V$  in 0.1 V steps
- stress time = recovery time = 150 s; characterization every 15 s
- RT




- $|I_{Goff}|$  starts to increase from  $V_{GS, stress} \sim 1.7 V \rightarrow$  trap generation in AlN
- $I_{Dmax}$  starts to severely degrade from  $V_{GS, stress} \sim 2.3 V \rightarrow$  gate sinking

# Time evolution of $I_{Gstress}$

Stress conditions:


- $V_{DS, stress} = 0$  V,  $V_{GS, stress} = 0.1 - 2.5$  V in 0.1 V steps
- stress time = recovery time = 150 s; characterization every 15 s
- RT



- $I_{Gstress}$  increase becomes significant for  $V_{GS, stress} \geq 2.3$  V

# Gate current degradation

After thermal detrapping, gate current degradation:




- Symmetric degradation:  $I_S \approx I_D \approx I_G/2$
- Reproduced degradation signature of high- $V_{DS}$ -high- $I_D$  stress:  
high forward  $V_G$  leads to increase in  $I_G$




# HRTEM of stressed device

Stressed device  
drain side



Disordered region in GaN channel at gate edge on drainside

Stressed device  
source side



Disordered region in GaN channel at gate edge on source side



# Conclusions

- Permanent degradation after High- $V_{DS}$ -high- $I_D$  stress:
  - $I_{Goff} \uparrow\uparrow \rightarrow$  Defect formation in AlN barrier on source side
  - $\Delta V_T > 0, I_{Dmax} \downarrow\downarrow \rightarrow$  Gate sinking
  - Affects source side
- Positive gate stress:
  - Reproduced degradation signature of high- $V_{DS}$ -high- $I_D$  stress:  
 $I_{Goff} \uparrow\uparrow, \Delta V_T > 0, I_{Dmax} \downarrow\downarrow$
  - $I_S \sim I_D \sim I_G/2 \rightarrow$  Symmetric degradation on source and drain side

Thank you  
&  
Questions?